Langbahn Team – Weltmeisterschaft

File:Open-collector buffers sharing output wire.svg

Original file (SVG file, nominally 150 × 190 pixels, file size: 5 KB)

Summary

Description
English: Four inputs are connected to open-collector buffers (such as the SNx407 IC). If a buffer's input is high, the buffer will be in an high-impedance output state. If a buffer's input is low, the buffer will connect to ground. If all inputs are high, the output will be pulled high by the pull-up resistor. But if any input is low, the output will be pulled low by the buffer for that input. This corresponds to AND in active-high logic, or to OR in active-low logic.
Date
Source Own work
Author Em3rgent0rdr

Licensing

I, the copyright holder of this work, hereby publish it under the following license:
Creative Commons CC-Zero This file is made available under the Creative Commons CC0 1.0 Universal Public Domain Dedication.
The person who associated a work with this deed has dedicated the work to the public domain by waiving all of their rights to the work worldwide under copyright law, including all related and neighboring rights, to the extent allowed by law. You can copy, modify, distribute and perform the work, even for commercial purposes, all without asking permission.

Captions

Open-collector buffers sharing output wire

Items portrayed in this file

depicts

Wired logic connection

creator

some value

author name string: Em3rgent0rdr
Wikimedia username: Em3rgent0rdr

copyright status

copyrighted, dedicated to the public domain by copyright holder

copyright license

Creative Commons CC0 License

source of file

original creation by uploader

inception

18 January 2023

media type

image/svg+xml

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current00:03, 19 January 2023Thumbnail for version as of 00:03, 19 January 2023150 × 190 (5 KB)Em3rgent0rdrUploaded own work with UploadWizard

The following page uses this file:

Global file usage

Metadata